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   Abstract—The emergence of fast switching wide-bandgap (WBG) 
power devices offers clear potential to implement higher power-density 
and more efficient motor drives. However, the high voltage slew rate 
(𝒅𝒗/𝒅𝒕) of switching transients brought significant challenges that can 
hamper the wide adoption of WBG devices in motor drive applications. 
Specifically, the aggravated motor overvoltage oscillation, due to 
reflected voltage phenomenon under high 𝒅𝒗/𝒅𝒕, is one of the most 
considerable challenges that degrade the motor lifetime. With filter 
networks acting as the mainstream mitigation method, the advantages of 
WBG-based motor drives are compromised due to additional size and 
power loss of the filters. This letter proposes a novel quasi-three-level 
PWM scheme as a software solution to eliminate motor overvoltage 
oscillations in cable-fed drives. The proposed scheme adopts a brief zero-
voltage state, with a predetermined time, in the midway of each pole-to-
pole voltage transition. This allows the voltage reflections along the cable 
to significantly discontinue after two propagation cycles, securing the 
motor operation at prescribed voltage levels. The proposed scheme is 
applicable to two-level voltage-source inverters (VSIs). In this letter, the 
scheme is presented on a single-phase two-level VSI motor drive, 
supported with theoretical and experimental proof of concept. 
 
   Index Terms—High 𝒅𝒗/𝒅𝒕, inverter-fed motor drives, motor 
overvoltage, reflected voltage phenomenon, silicon carbide (SiC), wide-
bandgap devices. 
I. INTRODUCTION 
OTOR drive systems are gaining improved performance with 
the adoption of wide-bandgap (WBG) power devices, such as 
those based on silicon-carbide (SiC) material, due to their fast 
switching speed and elevated temperature capabilities [1]. This 
allows the motor drives to operate at higher switching frequencies 
with low switching loss and reduced cooling requirement, leading to 
a higher efficiency and more compact system than silicon-based 
counterpart [2]. However, the shorter rise/fall times associated with 
the fast switching speed result in high voltage slew rate (𝑑𝑣/𝑑𝑡), 
which degrades the motor insulation and bearing while raises 
electromagnetic interference (EMI) problems [3].  
   Drive systems utilized in high ambient temperature and 
submersible applications obligate the machine and drive be placed at 
separate locations where power cables are used for interconnection. 
PWM pulses traveling across power cables have a similar behavior to 
travelling waves on transmission lines. The impedance mismatch 
between the cable and motor results in successive voltage reflection 
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causing voltage oscillations at the motor terminals. With shorter 
rise/fall times, the reflected voltage phenomenon is more pronounced 
in SiC-based drives than traditional silicon-based counterparts, where 
the motor voltage can be doubled with shorter cable lengths, e.g. 
within several meters [4]. The reflected voltage oscillations stand 
behind the premature failure of winding insulation of inverter-fed 
random-wound motors due to an accelerated ageing of the insulation 
between winding turns. The high values of motor turn-to-turn voltage 
due to reflected voltage oscillations can incept partial discharges that 
progressively yield to the degradation of polyamide-imide and 
polyester coating of motor coils [5]. 
   The mainstream mitigation approach for reflected voltage 
phenomenon is employing passive filters either at the motor 
terminals as a matching impedance between the cable and the motor, 
or at the inverter cabinet to flatten the high 𝑑𝑣/𝑑𝑡 of PWM pulses 
[6], [7]. Despite their effectiveness, the passive filters increase the 
drive system cost and size while induce additional power loss, 
countering the advantages of SiC devices.  
   This letter proposes a novel PWM scheme that eliminates motor 
overvoltage oscillations in SiC-based drives without sacrificing the 
beneficial attributes of SiC devices. The scheme implementation 
varies according to adopted power converter topologies, where for 
simple demonstration, this letter applies the proposed scheme to 
single-phase voltage-source inverters (VSIs) for low-power single-
phase random-wound motors that are widely used for diverse 
applications in many industries. The generalization of the proposed 
scheme to high-power three-phase motor drives will be addressed in 
future publications. The proposed modulation scheme is developed 
based on bipolar sinusoidal PWM (SPWM). Therefore, the following 
Section first investigates the voltage reflection mechanism in single-
phase motor drives under bipolar SPWM.  
 
II. VOLTAGE REFLECTION IN CABLE-FED MOTOR DRIVES 
   VSIs are widely adopted to control electric machines in a wide-
speed range, where PWM technique is often utilized to generate the 
driving signals of the employed switching devices. It is well 
understood in prior art that the motor voltage can reach up to twice 
the inverter voltage depending on the length of connection cables and 
the rise/fall time of the generated PWM voltage pulses [8]. This is 
demonstrated in Fig. 1, where a single-phase VSI supplies a motor 
through a power cable with the critical length which causes full 
voltage reflection. With the bipolar SPWM, the switching devices 𝑆1 
and 𝑆4 are simultaneously triggered complementary to 𝑆2 and 𝑆3. 
Thus, the output voltage at the inverter terminals, 𝑣𝑠, has bipolar 
voltage pulses with 2𝑉𝑑𝑐  peak-to-peak magnitude, where 𝑉𝑑𝑐  is the 
inverter dc-link voltage. The voltage at the motor terminals, 𝑣𝑚, is 
shown to have significant voltage oscillations at the rising and falling 
edges, where the inverter voltage experiences successive voltage 
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Fig. 1 A single-phase VSI feeding a single-phase ac motor through a power cable with 
the critical length. 
 
oscillating between −𝑉𝑑𝑐  and 3𝑉𝑑𝑐 , at the rising transition, in a 
damped manner before it settles at 𝑉𝑑𝑐 . The peak-to-peak voltage 
magnitude at the motor terminals is 4𝑉𝑑𝑐 , where the voltage has been 
doubled compared to the inverter peak-to-peak voltage, i.e. 2𝑉𝑑𝑐 . 
   The full voltage reflection phenomenon for a bipolar voltage pulse 
is further illustrated using the bounce diagram shown in Fig. 2. The 
reflection coefficients at the inverter side, Γ𝑠, and at the motor side, 












where 𝑍𝑠, 𝑍𝑐, and 𝑍𝑚 are the surge impedances of the inverter, cable, 
and motor, respectively. With 𝐿𝑐  and 𝐶𝑐 are the per-unit length cable 








   Typically, 𝑍𝑠 ≈ 0 for a VSI resulting in Γ𝑠 = −1, where the peak 
reflected voltage is primarily determined by Γ𝑚, as [6]: 
 
𝑉𝑚 = (1 + Γ𝑚) 𝑉𝑠 (4) 
 
Since the motor surge impedance is always several times higher than 
that of the cable, the motor appears as an open circuit to the voltage 
surge travelling across the cable. That is, Γ𝑚 is reasonably 
approximated to unity.  
   Referring to Fig. 2, at 𝑡 = 0, the inverter voltage 𝑣𝑠 ramps from 
−𝑉𝑑𝑐  to 𝑉𝑑𝑐  within a rise time 𝑡𝑟. The 2𝑉𝑑𝑐  voltage surge travels 
through the cable within a propagation time 𝑡𝑝, where 𝑡𝑝 is assumed 
to be much longer than 𝑡𝑟. The propagation time is calculated as a 
function of the cable length 𝑙𝑐  and per-unit inductance and 
capacitance, as [6]: 
 
𝑡𝑝 = 𝑙𝑐√𝐿𝑐𝐶𝑐 (5) 
 
Due to the impedance mismatch between the motor and cable, the 
2𝑉𝑑𝑐  voltage surge (𝑣𝑠
+) experiences wave reflection with a positive 
unity coefficient at the motor side, where the resultant voltage change 
is 4𝑉𝑑𝑐 . Thus, the motor voltage 𝑣𝑚 increases from −𝑉𝑑𝑐  at 𝑡 = 𝑡𝑝 
to 3𝑉𝑑𝑐  at 𝑡 = 𝑡𝑟 + 𝑡𝑝. The 2𝑉𝑑𝑐  reflected voltage (𝑣𝑟1




Fig. 2 A bounce diagram for full voltage reflection of a bipolar voltage pulse. 
 
 
Fig. 3 Idealized inverter and motor voltage waveforms under full voltage reflection using 
a bipolar voltage pulse (𝑙𝑐 = 15m, 𝑡𝑝 = 81ns and 𝑡𝑟 = 60ns). 
 
inverter side at 𝑡 = 𝑡𝑟 + 2𝑡𝑝 and experiences a second forward 
reflection with a negative unity coefficient. This reflection does not 
affect the inverter voltage waveform since the inverter clamps the 
voltage to 𝑉𝑑𝑐 . At 𝑡 = 𝑡𝑟 + 3𝑡𝑝, the second reflected voltage (𝑣𝑟2
+ ) 
arrives the motor side and experiences a third backward reflection 
(𝑣𝑟3
− ) with positive unity coefficient resulting in a voltage change at 
the motor side equal to −4𝑉𝑑𝑐 , dropping the motor voltage to −𝑉𝑑𝑐 . 
The voltage reflection at both inverter and motor sides continue, 
however with damped oscillations, before the motor voltage settles at 
𝑉𝑑𝑐 . A MATLAB-based mathematical model for wave propagation 
through transmission lines is used to verify the theoretical analysis, as 
introduced in [9], simulating the full voltage reflection of a bipolar 
voltage pulse where the idealized inverter and motor voltages are 
shown in Fig. 3.  
 
III. PROPOSED QUASI-THREE-LEVEL PWM SCHEME TO COMBAT 
MOTOR OVERVOLTAGE  
   The proposed PWM scheme is applicable to two-level VSIs, where 
it generally implies splitting the rising and falling transitions of each 
PWM voltage pulse into two equal-voltage steps separated by a brief 
intermediate voltage level. The time spent at the intermediate level is 
denoted as the dwell time, 𝑡𝑑, which is precisely selected relative to  
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Fig. 4 Q3L waveform generation in single-phase VSI: (a) sketch of modulation scheme 
and (b) scheme block diagram.  
  
 
𝑡𝑟 and 𝑡𝑝 to turn off the voltage reflections across the cable, as later 
detailed. Since the resultant waveform has three voltage levels, it is 
denoted hereafter as a quasi-three-level (Q3L) waveform.  
 
A. Q3L Waveform Generation 
   In single-phase VSIs, the Q3L waveform can be obtained by 
employing the bipolar SPWM technique. Unlike the unipolar SPWM 
where an intermediate voltage level requires access to half the dc-link 
voltage, the bipolar SPWM seamlessly realizes the intermediate 
voltage level by allowing the inverter to generate zero voltage for a 
time interval 𝑡𝑑 in the midway of each pole-to-pole voltage 
transition. It should be noted that if the unipolar SPWM is directly 
used, i.e. without inserting additional intermediate voltage level, 
overvoltage oscillations are also expected at the motor side, however 
limited to 2𝑉𝑑𝑐  compared with 3𝑉𝑑𝑐  as the case in the bipolar 
SPWM. 
   Referring to Fig. 1, the zero-voltage state can be realized by 
inserting a time shift 𝑡𝑑 severally between the driving signals of the 
switching devices 𝑆1 and 𝑆4 and the switching devices 𝑆2 and 𝑆3. 
Driving signals generation for the four switching devices under Q3L 
PWM scheme is illustrated in Fig. 4, where a sinusoidal reference 
signal is compared with two triangular carrier signals that have the 
same frequency but are chronologically shifted by 𝑡𝑑.  
 
B. Dwell Time Setting of the Q3L Waveform 
   Fig. 5 elucidates the behavior of a Q3L waveform travelling 
through a power cable by showing the voltage reflection bounce 








Fig. 6 Idealized inverter and motor voltage waveforms under proposed Q3L modulation 
scheme (𝑙𝑐 = 15m, 𝑡𝑝 = 81ns, 𝑡𝑟 = 30ns, and 𝑡𝑑  = 132ns). 
 
a rise time 𝑡𝑟. This voltage surge travels through the cable as the first 
incident wave to the motor side. At 𝑡 = 𝑡𝑟 + 𝑡𝑝, the first incident 
wave (𝑣𝑠1
+ ) arrives the motor side and experiences a full reflection. 
That is, a reflected wave (𝑣𝑟1
− ) with 𝑉𝑑𝑐  propagates back from the 
motor side to the inverter side, where the resultant voltage change at 
the motor terminals is 2𝑉𝑑𝑐  (double the incident voltage value). 
Thus, at 𝑡 = 𝑡𝑟 + 𝑡𝑝, the motor voltage is 𝑉𝑑𝑐 .  
   While 𝑣𝑟1
−  is travelling from the motor side to the inverter side, the 
inverter voltage is settled at 0V for a dwell time 𝑡𝑑. When 𝑣𝑟1
−  arrives 
the inverter side, it immediately experiences another forward 
reflection with a negative unity coefficient. That is, at 𝑡 = 𝑡𝑟 + 2𝑡𝑝, 
a second reflected wave (𝑣𝑟2
+ ) with −𝑉𝑑𝑐  is ready to propagate from 
the inverter side to the motor side. The conceptual idea of the 
proposed scheme is to set the dwell time of the Q3L waveform 
scheduling its second voltage step to propagate synchronously with 
the second reflected wave at the inverter side. This results in 𝑣𝑟2
+  with 
−𝑉𝑑𝑐  be countered by the second incident voltage step (𝑣𝑠2
+ ) 
with 𝑉𝑑𝑐, as shown in Fig. 5. Accordingly, the voltage reflection 
through the cable is ideally discontinued after two propagation 
cycles, while the voltage at the motor side is maintained constant at 
𝑉𝑑𝑐 . Referring to Fig. 5, this is achieved when 𝑡𝑟 + 2𝑡𝑝= 2𝑡𝑟 + 𝑡𝑑. 
Therefore, the desired dwell time of the Q3L waveform during its 
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         𝑡𝑑𝑟 = 2𝑡𝑝 − 𝑡𝑟  (6) 
 
Likewise, the dwell time can be selected to eliminate the voltage 
reflections at the Q3L falling edge, as a function of the pulse fall time 
𝑡𝑓, as: 
 
𝑡𝑑𝑓 = 2𝑡𝑝 − 𝑡𝑓 (7) 
 
where the subscripts ‘𝑟’ and ‘𝑓’ denote the rising and falling 
transitions of the Q3L waveform, respectively.  
   Fig. 6 shows the idealized inverter and motor voltages under Q3L 
modulation with optimum dwell time setting, using the mathematical 
wave propagation model of [9]. It is worth mentioning that although 
the inverter voltage is reshaped to a Q3L waveform with deliberately 
inserted zero-voltage state, the motor voltage has a two-level 
waveform where the brief zero-voltage state is compensated by the 
wave propagation time. Also, it can be noticed that when the dwell time 
is optimized, i.e. 𝑡𝑑 = 2𝑡𝑝 − 𝑡𝑟, the motor voltage crosses the inverter 
zero-voltage level at the dwell time midway, i.e. 𝑣𝑚 = 𝑣𝑠 = 0.  
 
C. Dwell Time Variation 
   Based on (6) and (7), the dwell time depends on the wave 
propagation time and the rise/fall time of the switching transition. 
Since the cable length determines the wave propagation time, as 
shown in (5), the dwell time is directly proportional to the cable 
length. Using the cable parameters shown in Table I, the variation of 
the dwell time is depicted with cable length, for different wire sizes, 
as shown in Fig. 7a at a constant rise time of the switching transition. 
Also, Fig. 7b shows the dwell time variation with the switching rise 
time for different cable lengths at the same wire size, where the dwell 
time decreases as the rise time increases. 
   It is worth mentioning that the dwell time setting is not affected by 
the inserted dead time between the same-leg switching devices. Also, 
with the cable lengths of motor drive systems are usually less than 
100m, the required dwell time is limited to hundreds of nano-
seconds, where in this range the dwell time has a negligible effect on 
the harmonic contents of the Q3L waveform and the dc-link voltage 
utilization. Thus, the Q3L modulation inherits the same harmonic 
profile of the bipolar SPWM, however with reduced EMI 
performance since the Q3L waveform traverses in three levels 
(similar to unipolar SPWM) rather than two levels as in the bipolar 
SPWM. 
 
D. Effect of Non-unity Reflection Coefficients 
   Elimination of further voltage reflections after two propagation 
cycles is significantly guaranteed even if the magnitude of Γ𝑚 and Γ𝑠 
is less than unity. This can be elucidated by deriving the generalized 
form for the peak reflected voltage at the motor side with variable Γ𝑚 
and Γ𝑠. Referring to Fig. 5, the incident and reflected voltages at the 
time instants 1, 2, and 3 are listed in Table II. The peak reflected 
voltage at the motor side after three propagation cycles, i.e. the sum 
of the voltage change at time instants 1 and 3, is given as 𝑉𝑑𝑐(1 +
Γ𝑚)(2 + Γ𝑚Γ𝑠). With 2𝑉𝑑𝑐  is the peak-to-peak magnitude of 














TABLE I  
CABLE PARAMETERS FOR DWELL TIME ASSESSMENT 
 
Cable gauge (AWG) 𝐿𝑐 (µH) 𝐶𝑐 (pF) 𝑡𝑝 (ns) per unit length 
10 0.28 125.4 5.93 
12 0.26 104.7 5.22 
14 0.29 93.9 5.22 
 
 
         (a) 
 
        (b) 
Fig. 7 Dwell time variation with (a) cable length (𝑡𝑟 = 50ns) and (b) rise time (12 
AWG cable). 
 
IV. TABLE II  
INCIDENT AND REFLECTED VOLTAGES WITHIN THREE PROPAGATION CYCLES 
 
 Inbound voltage Outbound voltage Voltage change 
1 𝑉𝑑𝑐 Γ𝑚 𝑉𝑑𝑐  𝑉𝑑𝑐(1 + Γ𝑚) 
2 Γ𝑚  𝑉𝑑𝑐 𝑉𝑑𝑐(1 + Γ𝑚Γ𝑠) 𝑉𝑑𝑐(1 + Γ𝑚 + Γ𝑚Γ𝑠) 





Fig. 8 Variation of motor peak voltage with reflection coefficients using proposed Q3L 
approach. 
 
   Based on (8), Fig. 8 shows the variation of the motor peak voltage 
with different Γ𝑚 and Γ𝑠 values when the proposed Q3L approach is 
applied. Typical Z𝑚 and Z𝑐 for random-wound motor drives (up to 
500 hp) result in Γ𝑚 ranges between 0.65 and 0.95 [10], where in this 
range the motor overvoltage decreases as Γ𝑚 increases. Since the 
VSI’s dc-link capacitor behaves as a short circuit to the fast-rising 
pulse, practical Γ𝑠 values are very close to -1. Thus in Fig. 8, Γ𝑠 
ranges between -0.85 and -1, where it can be shown that the motor 
overvoltage is less than 20%. 
 
IV. DWELL TIME ADAPTATION ALGORITHM 
   According to (6) and (7), the dwell time is determined based on the 
wave propagation time and the rise/fall time of the switching 
transition. In many practical cases, it is difficult to obtain an accurate 
value of the wave propagation time where cable operating 
temperature may affect its insulation permittivity and thus change its 
electrical characteristics. Also, the rise/fall time of the switching 
transitions varies with the load current alternation and SiC 
MOSFET’s parasitic capacitance. Since 𝑡𝑝 and 𝑡𝑟 are in the nano-
second range, a small deviation in these two parameters with 
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      (a)       (b)       (c) 
Fig. 9 Inverter and motor voltages under Q3L modulation at different dwell time settings: 




Fig. 10 Flow chart for Q3L dwell time adaptation algorithm. 
 
operating conditions results in inaccurate dwell time setting that 
negatively impacts the effectiveness of proposed Q3L approach.  
   To precisely set the dwell time to its optimum value (𝑡𝑑 𝑜𝑝𝑡𝑚) that 
significantly counterbalances the voltage reflections, a potential dwell 
time adaptation algorithm is proposed. The algorithm necessitates the 
motor voltage be measured using a wide band (high bandwidth) 
voltage transducer to detect the time instant at which the motor 
voltage crosses the intermediate voltage level of the Q3L waveform, 
i.e. the zero-voltage level. Referring to Fig. 6, the optimum setting of 
the Q3L waveform implies the motor voltage crosses the zero-
voltage level at the dwell time midway. This is further illustrated in 
Fig. 9, where a MATLAB simulation shows the inverter and motor 
voltages under Q3L modulation at different dwell time settings. In 
Fig. 9a, the dwell time is set lower than the optimum value, where the 
motor voltage crosses the zero-voltage level after the dwell time 
midway. Fig. 9b shows the case when the dwell time is set larger 
than the optimum value, where the motor voltage crosses the zero-
voltage level earlier than the dwell time midway. Common to Figs. 
9a and 9b, the motor overvoltage oscillations are partially mitigated, 
where the motor peak voltage is 1.36 pu and 1.4 pu, respectively.  
Setting the dwell time to its optimum value results in significant 
overvoltage mitigation, as shown in Fig. 9c, where the motor voltage 
crosses the zero-voltage level at the dwell time midway.  
 
Fig. 11 Voltage doubling effect in VSI-fed motor drive with bipolar SPWM. 
 
   The proposed algorithm follows the Q3L waveform generation 
sequence presented in Fig. 4, however, updates the dwell time value 
for each switching transition. Thus, the algorithm detects the compare 
match between the reference signal and carrier 1 and accordingly 
decides whether the switch 𝑆1 is active high or low. At the compare 
match event, the algorithm starts to count the elapsed time until 
𝑣𝑚 = 0, where the counted time represents half the optimum dwell 
time value. Then, the algorithm updates the time shift between the 
two adopted carrier signals with the calculated dwell time as twice 
the counted value, as shown in the flow chart of Fig. 10. The state of 
the switch 𝑆4 is determined by comparing the reference signal with 
carrier 2, terminating the zero-voltage level of the Q3L waveform. 
Finally, the counter value is reset to zero and the algorithm is 
repeated for a new switching transition. In this way, the dwell time is 
adaptively optimized independent of 𝑡𝑝 and 𝑡𝑟. 
 
V. EXPERIMENTAL VERIFICATION 
   To verify the proposed approach, a single-phase VSI is used to 
supply a 3-hp 230V induction motor at 50Hz through 5.5m long 12 
AWG PVC cable. The inverter is realized using the C2M0040120D 
SiC power MOSFETs, switched at 40kHz, and supplied from 300V 
dc-link. The inverter board is carefully designed to minimize the 
power loop inductance to reduce the voltage ringing associated with 
each switching transition. The cable parameters are measured using 
an impedance analyzer, resulting in 𝐿𝑐 = 0.97µH and 𝐶𝑐 = 45pF. 
Based on (5), the wave propagation time is calculated as 𝑡𝑝 = 
36.3ns. The calculated propagation time is then confirmed using a 
high-speed digital oscilloscope as the interval between the time 
instants when the inverter and motor voltages start to ramp, where the 
propagation time is digitally measured as 36.5ns (very close to the 
theoretically calculated value). The inverter is first modulated using 
the bipolar SPWM technique to practically assess the motor 
overvoltage due to full wave reflection. Then, the proposed Q3L 
PWM scheme is adopted where the dwell time is adjusted based on 
the adaptation algorithm illustrated in Fig. 10. The experimental 
results are presented in Figs. 11−13, where high-bandwidth 
(25MHz) differential voltage probes are used in the measurements.  
   Fig. 11 shows the voltage doubling effect due to reflected wave 
phenomenon when the VSI generates two-level voltage pulses being 
modulated with the traditional bipolar SPWM technique. While the 
inverter voltage traverses within ±300V, the motor voltage oscillates 
within ±900V envelopes in a damped manner. An enlarged view for 
one switching cycle of motor overvoltage oscillations is presented in 
Fig. 12a showing the motor voltage is 2 pu during both rising and 
falling voltage transitions. Further extended views showing how the 
motor voltage retardedly propagates after the inverter voltage during 
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Fig. 12 Inverter and motor voltages under bipolar SPWM technique: (a) one 
switching cycle view (b) extended view at rising transition and (c) extended 
view at falling transition. 
 
 
   With adoption of the proposed Q3L approach, Fig. 13a shows one 
switching cycle of the inverter and motor voltages where the 
adaptively commanded dwell time significantly turns off the voltage 
reflections through the cable. As a result, the motor voltage settles 
around its nominal value with 8% and 5% brief overvoltage 
oscillations at the rising and falling transitions, respectively. This is 
further highlighted in Figs. 13b and 13c showing the motor voltage 
propagation in response to the Q3L inverter voltage during the rising 
and falling transitions, respectively. The switching times at the rising 
and falling transitions are digitally measured with the utilized high-
frequency oscilloscope as 𝑡𝑟 = 𝑡𝑓 = 33ns, while the corresponding 
dwell time is digitally measured as 𝑡𝑑 = 40ns. The commanded 
dwell time allows the motor voltage to traverse between the pole 
voltages in a two-level manner while crossing the zero-voltage level 
at the dwell time midway, as analyzed in Fig. 6. Comparing Fig. 13 
to Fig. 12 marks higher than 90% reduction in motor overvoltage, 
verifying the capacity of proposed approach to significantly combat 
motor overvoltage transients due to reflected voltage phenomenon. 
 
VI. CONCLUSION AND OUTLOOK  
   This letter establishes a novel concept in SiC inverter modulation to 
eliminate motor overvoltage in SiC-based motor drives with power 
cables between the motor and inverter. The concept generally implies 
reshaping the inverter two-level waveform into Q3L waveform by 
temporarily incorporating an intermediate voltage level for a brief 
dwell time which is precisely selected relative to the switching 
rise/fall time and the wave propagation time. This significantly turns 
off the voltage reflections across the cable after two propagation 
cycles, where the second incident voltage step counters the reflection 
of the first incident voltage step. Accordingly, the motor voltage is 
maintained around the nominal voltage level with slight overvoltage 
oscillations. To eliminate inaccurate setting of the dwell time due to 
variation of the rise/fall switching time and wave propagation time 
with operating conditions, a dwell time adaptation algorithm is used 
to ensure its optimum setting.  
   In this letter, the proposed Q3L approach has been analyzed and 








Fig. 13 Inverter and motor voltages under proposed Q3L approach: (a) one 
switching cycle view (b) extended view at rising transition and (c) extended 
view at falling transition. 
 
proof of concept. However, the approach has the potential to be 
applied to a class of VSI topologies. Future research will be directed 
to applying the approach to three-phase VSI-fed motor drives, while 
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